Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit including efficient clocking for testing memory interface

Circuit including efficient clocking for testing memory interface

US Patent 10685730 · Granted Jun 16, 2020

Estimated economic value: $24,745,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sensor device-based detection of trauma events and responses2025
Deep residual inception encoder-decoder network for amyloid PET harmonization2025
Programmable scan chain debug technique2023
Programmable scan compression2022
Programmable scan shift testing2021
Rapid scan testing of integrated circuit chips2021
Programmable scan compression2020
On-chip clock control monitoring2019
On-chip clock control monitoring2019
Rapid scan testing of integrated circuit chips2019
At-speed scan testing of clock divider logic in a clock module of an integrated 2014
Efficient wrapper cell design for scan testing of integrated2014