Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scalable scan architecture for multi-circuit block arrays

Scalable scan architecture for multi-circuit block arrays

US Patent 11639962 · Granted May 2, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory failure prediction and mitigation2025
System for predicting properties of structures, imager system, and related metho2025
Transceiver loopback testing2025
System and method for valid window maximization in toggle mode link using system2025
Error detection, correction, and media management on a dram device2025
Error detection, correction, and media management on a memory device2025
Selective per die DRAM PPR for memory device2025
Finite time counting period counting of infinite data streams2025
Area-optimized row hammer mitigation2024
Row hammer telemetry2024
Practical and efficient row hammer error detection2024
Intra-chip and inter-chip data protection2024