Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced STI loss for superior surface planarity of embedded stressors in densely packed semiconductor devices

Reduced STI loss for superior surface planarity of embedded stressors in densely packed semiconductor devices

US Patent 8623742 · Granted Jan 7, 2014

Estimated economic value: $3,415,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for securely configuring a plurality of gateway controllers of2025
Roller conveyor2025
Conveyor device2025
Flushable pressure vessel2023
Self-sealing valve connection for pressure vessels2022
Method and apparatus for real-time analysis of chemical, biological and explosiv2017
Epitaxial channel formation methods and structures2017
Performance enhancement in transistors by providing an embedded strain-inducing 2016
Transistor devices with high-k insulation layers2016
Semiconductor device comprising metal-based eFuses of enhanced programming effic2016
Integration of semiconductor alloys in PMOS and NMOS transistors by using a comm2016
Strain engineering in semiconductor devices by using a piezoelectric material2016