Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming a high resolution resist pattern on a semiconductor wafer

Method for forming a high resolution resist pattern on a semiconductor wafer

US Patent 8586269 · Granted Nov 19, 2013

Estimated economic value: $2,505,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multilayer interconnect structure and method for integrated circuits2025
Method for scanning a sample by a charged particle beam system2023
Method for scanning a sample by a charged particle beam system2021
Integration of finFET device2021
Method and apparatus for pattern correction and verification2020
Gauge pattern selection2020
Etch-assist features2020
Optical metrology of lithographic processes using asymmetric sub-resolution feat2019
Assist cuts disposed in dummy lines to improve metal signal cuts in active lines2018
Methods of design rule checking of circuit designs2017
Methods of generating circuit layouts that are to be manufactured using SADP rou2017
Pellicle with aerogel support frame2017