Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sharing sampled instruction address registers for efficient instruction sampling in massively multithreaded processors

Sharing sampled instruction address registers for efficient instruction sampling in massively multithreaded processors

US Patent 8489787 · Granted Jul 16, 2013

Estimated economic value: $5,283,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Snoop filter with disaggregated vector table2025
Dynamic extension of cache coherence snoop filter entry2025
Systems and methods for managing dirty data2025
Dynamic extension and de-allocation of cache coherence snoop filter entry2025
Method, apparatus, and system for memory bandwidth aware data prefetching2023
Modular computing device with common AC power2022
Tracking repeated reads to guide dynamic selection of cache coherence protocols 2022
Maintaining domain coherence states including domain state no-owned (DSN) in pro2022
Ticket based request flow control2022
Providing dynamic selection of cache coherence protocols in processor-based devi2021
Performing atomic store-and-invalidate operations in processor-based devices2021
Enabling atomic memory accesses across coherence granule boundaries in processor2021