Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Performing atomic store-and-invalidate operations in processor-based devices

Performing atomic store-and-invalidate operations in processor-based devices

US Patent 11119770 · Granted Sep 14, 2021

Estimated economic value: $197,424,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Snoop filter with disaggregated vector table2025
Treating main memory as a collection of tagged cache lines for trace logging2025
Dynamic extension of cache coherence snoop filter entry2025
Systems and methods for managing dirty data2025
Cache-line retention hint information for conditional write instruction2025
Dynamic extension and de-allocation of cache coherence snoop filter entry2025
Method, apparatus, and system for storing memory encryption realm key IDs2024
Efficiently replacing software breakpoint instructions in processor-based device2024
Process dedicated in-memory translation lookaside buffers (TLBs) (mTLBs) for aug2024
Tracking memory block access frequency in processor-based devices2024
Obsoleting values stored in registers in a processor based on processing obsoles2023
Process dedicated in-memory translation lookaside buffers (TLBs) (mTLBs) for aug2023