Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit arrangement for test inputs

Integrated circuit arrangement for test inputs

US Patent 8479070 · Granted Jul 2, 2013

Estimated economic value: $6,261,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024
Dynamic guard band with timing protection and with performance protection2024
Dynamic guard band with timing protection and with performance protection2024
Reduced simulation verification complexity of cache purge2024
Method to limit the time a semiconductor device operates above a maximum operati2023
Voltage overshoot management2023
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2023
Proactive voltage droop reduction and/or mitigation in a processor core2023
Voltage droop management through microarchitectural stall events2023
Fine resolution on-chip voltage simulation to prevent under voltage conditions2023
Proactive voltage droop reduction and/or mitigation in a processor core2022
Dynamically optimizing margins of a processor2021