Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing plasma process induced damage in integrated circuits

Method and apparatus for reducing plasma process induced damage in integrated circuits

US Patent 8471369 · Granted Jun 25, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of forming titanium-aluminum layers for gate electrodes and related semi2016
System and method for monitoring chloride content and concentration induced by a2013
System and method for improving CMOS compatible non volatile memory retention re2012
Method for designing and manufacturing a PMOS device with drain junction breakdo2011
System and method for manufacturing an integrated circuit anti-fuse in conjuncti2011
System and method for improving CMOS compatible non volatile memory retention re2011
System and method for using siliciding PECVD silicon nitride as a dielectric ant2011
Method of selective oxygen implantation to dielectrically isolate semiconductor 2010
Method of monitoring process misalignment to reduce asymmetric device operation 2010
MOS transistor and method of forming the MOS transistor with a SiON etch stop la2010
MOS transistor and method of forming the MOS transistor with a SiON etch stop la2010
MOS transistor and method of forming the MOS transistor with a SiON etch stop la2010