Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for designing and manufacturing a PMOS device with drain junction breakdown point located for reduced drain breakdown voltage walk-in

Method for designing and manufacturing a PMOS device with drain junction breakdown point located for reduced drain breakdown voltage walk-in

US Patent 8086979 · Granted Dec 27, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistors with oxide liner in drift region2023
Drain extended transistor2021
Vertically-constructed, temperature-sensing resistors and methods of making the 2021
Dynamic biasing to mitigate electrical stress in integrated resistors2020
Transistors with oxide liner in drift region2020
Vertically-constructed, temperature-sensing resistors and methods of making the 2019
Low dynamic resistance low capacitance diodes2018
Split-gate lateral extended drain MOS transistor structure and process2018
Method of forming a biCMOS semiconductor chip that increases the betas of the bi2017
Low dynamic resistance low capacitance diodes2017
Method of forming a BICMOS semiconductor chip that increases the betas of the bi2017
Schottky diode integrated into LDMOS2014