Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for testing of a memory with redundancy elements

Method and apparatus for testing of a memory with redundancy elements

US Patent 8458545 · Granted Jun 4, 2013

Estimated economic value: $4,265,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating variable communication channel responses using machine learning netwo2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
At-speed transition fault testing for a multi-port and multi-clock memory2025
In-memory computation circuit using static random access memory (SRAM) array seg2025
Host-independent disk optimization and data operations for USB-based storage dev2025
Method to extend the lifespan of a data storage device by repurposing blocks fro2025
Memory architecture supporting both conventional memory access mode and digital 2025
Recovery of retired memory blocks in a memory device2025
Tuning of read/write cycle time delay for a memory circuit dependent on operatio2025
Adaptive word line underdrive control for an in-memory compute operation where s2025
Static random access memory supporting a single clock cycle read-modify-write op2025