Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems to meet technology pattern density requirements of semiconductor fabrication processes

Methods and systems to meet technology pattern density requirements of semiconductor fabrication processes

US Patent 8423945 · Granted Apr 16, 2013

Estimated economic value: $3,567,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Product performance test binning2020
Pre-test power-optimized bin reassignment following selective voltage binning2019
Modifying design layer of integrated circuit (IC) using nested and non-nested fi2019
Methodology to prevent metal lines from current pulse damage2019
Product performance test binning2018
Performance matching in three-dimensional (3D) integrated circuit (IC) using bac2018
Modifying design layer of integrated circuit (IC)2018
Burn-in power performance optimization2018
Method of simultaneous lithography and etch correction flow2018
Timing/power risk optimized selective voltage binning using non-linear voltage s2018
Area and/or power optimization through post-layout modification of integrated ci2017
On-chip usable life depletion meter and associated method2017