Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Performance matching in three-dimensional (3D) integrated circuit (IC) using back-bias compensation

Performance matching in three-dimensional (3D) integrated circuit (IC) using back-bias compensation

US Patent 10013519 · Granted Jul 3, 2018

Estimated economic value: $6,951,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data fusion enhanced multi-modality wellbore integrity inspection system2023
Product performance test binning2020
Miniaturized microscope for phase contrast and multicolor fluorescence imaging2020
Apparatus and method for inspecting integrity of a multi-barrier wellbore2019
Emergency responsive navigation2019
Producing wafer level packaging using leadframe strip and related device2019
Pre-test power-optimized bin reassignment following selective voltage binning2019
Stacked dies using one or more interposers2019
Methodology to prevent metal lines from current pulse damage2019
System and method for monitoring integrity of a wellbore2019
Low temperature fabrication of lateral thin film varistor2019
Fluid sensor cable assembly, system, and method2018