Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Area and/or power optimization through post-layout modification of integrated circuit (IC) design blocks

Area and/or power optimization through post-layout modification of integrated circuit (IC) design blocks

US Patent 9852259 · Granted Dec 26, 2017

Estimated economic value: $7,266,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Address normalization using deep learning and address feature vectors2020
Fully digital, static, true single-phase clock (TSPC) flip-flop2020
Product performance test binning2020
Low-power scan flip-flop2020
Self-moderating bus arbitration architecture2019
Self-moderating bus arbitration architecture2019
Pre-test power-optimized bin reassignment following selective voltage binning2019
Methodology to prevent metal lines from current pulse damage2019
Product performance test binning2018
Performance matching in three-dimensional (3D) integrated circuit (IC) using bac2018
Burn-in power performance optimization2018
Timing/power risk optimized selective voltage binning using non-linear voltage s2018