Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for hardening latches in SOI CMOS devices

Apparatus and method for hardening latches in SOI CMOS devices

US Patent 8354858 · Granted Jan 15, 2013

Estimated economic value: $8,874,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Backside self aligned skip via2025
Radiation induced error detection in solid-state devices2025
Backside gate via structure using self-aligned scheme2025
Cell optimization through source resistance improvement2025
Generating a power delivery network based on the routing of signal wires within 2025
Semiconductor device design mitigating latch-up2024
Darlington pair bipolar junction transistor sensor2024
Hierarchical color decomposition of library cells with boundary-aware color sele2024
Direct growth of lateral III-V bipolar transistor on silicon substrate2024
Region-based power grid generation through modification of an initial power grid2024
Embedded heater in a phase change memory material2024
Series connected stacked vertical transistors for high voltage applications2024