{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method to improve wet etch budget in FEOL integration", "item": "https://www.patentleaderboard.com/patent/8232179"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to improve wet etch budget in FEOL integration

Method to improve wet etch budget in FEOL integration

US Patent 8232179 · Granted Jul 31, 2012

Estimated economic value: $5,473,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical field effect transistor with minimal contact to gate erosion2025
Vertical transistor with reduced cell height2025
High density stacked vertical transistor static random access memory structure2025
Looped long channel field-effect transistor2025
Late gate extension2025
CMOS top source/drain region doping and epitaxial growth for a vertical field ef2025
Self-aligned C-shaped vertical field effect transistor2025
Isolation between vertically stacked nanosheet devices2025
Air gap spacer formation for nano-scale semiconductor devices2025
Thin single-crystal silicon solar cells mounted to a structural support member a2024
Self-aligned uniform bottom spacers for VTFETS2024
Low-resistance top contact on VTFET2024