Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Loading data to vector renamed register from across multiple cache lines

Loading data to vector renamed register from across multiple cache lines

US Patent 8086801 · Granted Dec 27, 2011

Estimated economic value: $5,499,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gather buffer management for unaligned and gather load operations2025
Mobile tobacco receiving station2024
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Gather buffer management for unaligned and gather load operations2023
Microprocessor that fuses load and compare instructions2023
Parallel slice processor having a recirculating load-store queue for fast deallo2023
Method, apparatus, and system for memory bandwidth aware data prefetching2023
Handling oversize store to load forwarding in a processor2022
Tracking load and store instructions and addresses in an out-of-order processor2022
Tracking load and store instructions and addresses in an out-of-order processor2022
Dynamic translation lookaside buffer (TLB) invalidation using virtually tagged c2022
Operation of a multi-slice processor implementing a unified page walk cache2021