Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic translation lookaside buffer (TLB) invalidation using virtually tagged cache for load/store operations

Dynamic translation lookaside buffer (TLB) invalidation using virtually tagged cache for load/store operations

US Patent 11263151 · Granted Mar 1, 2022

Estimated economic value: $6,542,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gather buffer management for unaligned and gather load operations2025
Gather buffer management for unaligned and gather load operations2025
Gather buffer management for unaligned and gather load operations2025
Gather buffer management for unaligned and gather load operations2025
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Centralized distribution of multicast requests in a data processing system2024
Memory migration within a multi-host data processing environment2024
Memory migration within a multi-host data processing environment2024
Prefetch unit filter for microprocessor2024
Adjusting store gather window duration in a data processing system supporting si2024
Current prediction-based instruction throttling control2024