Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing semiconductor device that uses both a normal photomask and a phase shift mask for defining interconnect patterns

Method of manufacturing semiconductor device that uses both a normal photomask and a phase shift mask for defining interconnect patterns

US Patent 8084279 · Granted Dec 27, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reverse VT-state operation and optimized BiCS device structure2023
Three-dimensional flat memory device including a dual dipole blocking dielectric2023
Reverse VT-state operation and optimized BiCS device structure2022
Threshold voltage setting with boosting read scheme2022
Buried source line structure for boosting read scheme2022
Boosting read scheme with back-gate bias2022
Threshold voltage setting with boosting read scheme2021
Boosting read scheme with back-gate bias2021
Boosting read scheme with back-gate bias2021
Three-dimensional memory device using a buried source line with a thin semicondu2021
Three-dimensional memory device containing a carbon-doped source contact layer a2021
Three-dimensional memory device containing a capped insulating source line core 2020