Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Buried source line structure for boosting read scheme

Buried source line structure for boosting read scheme

US Patent 11342006 · Granted May 24, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Edge word line concurrent programming with verify for memory apparatus with on-p2024
Positive TCO voltage to dummy select transistors in 3D memory2024
EP cycling dependent asymmetric/symmetric VPASS conversion in non-volatile memor2024
Reverse VT-state operation and optimized BiCS device structure2023
Non-volatile memory with sub-block based self-boosting scheme2023
Reliability compensation for uneven NAND block degradation2023
Three-dimensional flat memory device including a dual dipole blocking dielectric2023
Programming memory cells with concurrent redundant storage of data for power los2023
Programming memory cells with concurrent storage of multi-level data as single-l2023
Concurrent programming of multiple cells for non-volatile memory devices2023
Three-dimensional memory device containing a shared word line driver across diff2022
Reverse VT-state operation and optimized BiCS device structure2022