Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional flat memory device including a dual dipole blocking dielectric layer and methods of making the same

Three-dimensional flat memory device including a dual dipole blocking dielectric layer and methods of making the same

US Patent 11631691 · Granted Apr 18, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reverse VT-state operation and optimized BiCS device structure2023
Bonded die assembly using a face-to-back oxide bonding and methods for making th2023
Systems and methods for defining memory sub-blocks2022
Reverse VT-state operation and optimized BiCS device structure2022
Sub-block size reduction for 3D non-volatile memory2022
Threshold voltage setting with boosting read scheme2022
Buried source line structure for boosting read scheme2022
Boosting read scheme with back-gate bias2022
Three-dimensional memory device containing inter-select-gate electrodes and meth2022
Double write/read throughput by CMOS adjacent array (CaA) NAND memory2021
Three-dimensional memory device including different height memory stack structur2021
Non-volatile memory array driven from both sides for performance improvement2021