Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sub-block size reduction for 3D non-volatile memory

Sub-block size reduction for 3D non-volatile memory

US Patent 11404122 · Granted Aug 2, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Artificial select gate cut for NAND2025
Mini-pump level shifter for robust switching operation under low VDD environment2025
I/O modulation scheme for ultra-high data throughput with massive NAND paralleli2025
Three-dimensional memory device with separated contact regions2025
Three-dimensional memory device with separated contact regions and methods for f2024
Three-dimensional flat memory device including a dual dipole blocking dielectric2023
Bonded die assembly using a face-to-back oxide bonding and methods for making th2023
Systems and methods for defining memory sub-blocks2022
Systems and methods for defining memory sub-blocks2022
Memory block with separately driven source regions to improve performance2022
Stacked die assembly including double-sided inter-die bonding connections and me2022
Three-dimensional memory device containing inter-select-gate electrodes and meth2022