Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional memory device using a buried source line with a thin semiconductor oxide tunneling layer

Three-dimensional memory device using a buried source line with a thin semiconductor oxide tunneling layer

US Patent 10916556 · Granted Feb 9, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device including self-aligned drain-select-level isolat2024
Power supply apparatus for stabilizing power supply capability of auxiliary wind2023
Power source apparatus and a system2023
Reverse VT-state operation and optimized BiCS device structure2023
Three-dimensional flat memory device including a dual dipole blocking dielectric2023
Reverse VT-state operation and optimized BiCS device structure2022
Threshold voltage setting with boosting read scheme2022
Buried source line structure for boosting read scheme2022
Boosting read scheme with back-gate bias2022
Memory die containing through-memory-level via structure and methods for making 2021
Three-dimensional memory device containing a silicon nitride ring in an opening 2021
Threshold voltage setting with boosting read scheme2021