Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing contamination of semiconductor substrates during BEOL processing by performing a deposition/etch cycle during barrier deposition

Reducing contamination of semiconductor substrates during BEOL processing by performing a deposition/etch cycle during barrier deposition

US Patent 8039400 · Granted Oct 18, 2011

Estimated economic value: $1,986,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Recommendation non-transitory computer-readable medium, method, and system for m2024
Method for controlling a hydrodynamic machine and hydrodynamic machine2023
Back end of the line metal structure and method2021
Edge configuration of software systems for manufacturing2020
Emerging issue detection and analysis2020
Semiconductor device comprising a die seal including long via lines2020
Method including a formation of a diffusion barrier and semiconductor structure 2018
Semiconductor device comprising a die seal including long via lines2018
Metal line layout based on line shifting2018
Self service propagation of custom extension fields into web services2016
Integrated circuits with metal-insulator-metal (MIM) capacitors and methods for 2016
Semiconductor device including a stress buffer material formed above a low-k met2016