Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for fabricating non-planar semiconductor devices having stress memory

Methods for fabricating non-planar semiconductor devices having stress memory

US Patent 8039349 · Granted Oct 18, 2011

Estimated economic value: $1,986,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device with doped region adjacent isolation structure in extension2021
Simplified multi-threshold voltage scheme for fully depleted SOI MOSFETs2019
Fully depleted silicon-on-insulator (FDSOI) transistor device and self-aligned a2019
Simplified gate to source/drain region connections2019
Method, apparatus, and system for using a cover mask for enabling metal line jum2018
Method, apparatus, and system for using a cover mask for enabling metal line jum2018
Fully depleted silicon-on-insulator (FDSOI) transistor device and self-aligned a2018
Economizer water recirculation system for boiler exit gas temperature control in2017
Pass-through contact using silicide2017
Simplified multi-threshold voltage scheme for fully depleted SOI MOSFETs2017
Junction overlap control in a semiconductor device using a sacrificial spacer la2016
Integrated circuits having FinFET semiconductor devices and methods of fabricati2016