Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using metal/metal nitride bilayers as gate electrodes in self-aligned aggressively scaled CMOS devices

Using metal/metal nitride bilayers as gate electrodes in self-aligned aggressively scaled CMOS devices

US Patent 7999323 · Granted Aug 16, 2011

Estimated economic value: $4,692,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display screen with a graphical user interface2025
Wearable device for monitoring bodily fluids2025
Bulk nanosheet with dielectric isolation2025
Mobile check deposit2025
PVD tool to deposit highly reactive materials2025
Selective passivation and selective deposition2025
Mobile check deposit2025
MRAM stack with reduced height2025
Mobile check deposit2025
Oxide-based resistive memory having a plasma-exposed bottom electrode2025
Structure and process to tuck fin tips self-aligned to gates2024
Charge sensitive amplifier and radiation sensor including the same2024