Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Metal oxide semiconductor transistor with reduced gate height, and related fabrication methods

Metal oxide semiconductor transistor with reduced gate height, and related fabrication methods

US Patent 7960229 · Granted Jun 14, 2011

Estimated economic value: $3,418,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Simplified multi-threshold voltage scheme for fully depleted SOI MOSFETs2019
Fully depleted silicon-on-insulator (FDSOI) transistor device and self-aligned a2019
Simplified gate to source/drain region connections2019
Method, apparatus, and system for using a cover mask for enabling metal line jum2018
Method, apparatus, and system for using a cover mask for enabling metal line jum2018
Fully depleted silicon-on-insulator (FDSOI) transistor device and self-aligned a2018
Spacer defined fin growth and differential fin width2018
Pass-through contact using silicide2017
Simplified multi-threshold voltage scheme for fully depleted SOI MOSFETs2017
Integration method for fabrication of metal gate based multiple threshold voltag2016
CMOS circuit having a tensile stress layer overlying an NMOS transistor and over2016
Integrated circuit having multiple threshold voltages2016