Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS circuit having a tensile stress layer overlying an NMOS transistor and overlapping a portion of compressive stress layer

CMOS circuit having a tensile stress layer overlying an NMOS transistor and overlapping a portion of compressive stress layer

US Patent 9373548 · Granted Jun 21, 2016

Estimated economic value: $2,461,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Carbon and boron implantation for backside chemical mechanical planarization con2025
Devices and methods for DRAM leakage reduction2025
Ion implantation process to form punch through stopper2025
Three dimensional device formation using early removal of sacrificial heterostru2025
Directional etch for improved dual deck three-dimensional NAND architecture marg2024
Bottom implant and airgap isolation for nanosheet semiconductor devices2024
Semiconductor device cavity formation using directional deposition2024
Wordline contact formation in NAND devices2023
Method of forming a 2-dimensional channel material, using ion implantation2023
Enhanced etch resistance for insulator layers implanted with low energy ions2022
Replacement gate formation with angled etch and deposition2022
Asymmetric fin trimming for fins of FinFET device2021