Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High throughput wafer notch aligner

High throughput wafer notch aligner

US Patent 7949425 · Granted May 24, 2011

Estimated economic value: $1,599,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Spinning disk with electrostatic clamped platens for ion implantation2024
Method for decreasing cool down time with heated system for semiconductor manufa2023
High power wafer cooling2023
System and method for controlling electrostatic clamping of multiple platens on 2023
Rotary union with mechanical seal assembly2022
Cryogenically cooled rotatable electrostatic chuck2021
Cryogenic heat transfer system2021
High throughput serial wafer handling end station2020
High throughput serial wafer handling end station2020
Wafer processing systems including multi-position batch load lock apparatus with2020
Automatic viewport releveling2019
Selectively caching sequential data items2019