Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Formally deriving a minimal clock-gating scheme

Formally deriving a minimal clock-gating scheme

US Patent 7849428 · Granted Dec 7, 2010

Estimated economic value: $5,600,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Logical clock connection in an integrated circuit design2025
Deploying a system-specific secret in a highly resilient computer system2024
Chained manifest for key management and attestation2024
Signal pre-routing in an integrated circuit design2024
True complement dynamic circuit and method for combining binary data2024
Storage encryption for a trusted execution environment2023
Trusted workload execution2023
Detection of unintended dependencies in hardware designs with pseudo-random numb2023
Methods and systems for identifying flaws and bugs in integrated circuits, for e2023
Converting formal verification testbench drivers with nondeterministic inputs to2023
Clock mapping in an integrated circuit design2023
Building and deploying an application2023