Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › M+L bit read column architecture for M bit memory cells

M+L bit read column architecture for M bit memory cells

US Patent 7843725 · Granted Nov 30, 2010

Estimated economic value: $5,053,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating virtual blocks using partial good blocks2025
Modified read counter incrementing scheme in a memory sub-system2025
Automatic wordline status bypass management2025
Methods and systems of utilizing analog to digital converter (ADC) for multiply-2025
Independent plane architecture in a memory device2025
Adaptive read disturb scan2025
Monitoring flash memory erase progress using erase credits2024
Memory devices for multiple read operations2024
Methods and systems of operating a neural circuit in a non-volatile memory based2024
Read counter adjustment for delaying read disturb scans2024
On-die cross-temperature management for a memory device2024
Automatic wordline status bypass management2024