Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read counter adjustment for delaying read disturb scans

Read counter adjustment for delaying read disturb scans

US Patent 12131788 · Granted Oct 29, 2024

Estimated economic value: $30,986,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Host recovery for a stuck condition2025
Host assisted operations in managed memory devices2025
Self-optimizing corrective read offsets with lateral charge migration proxies2025
Program refresh with gate-induced drain leakage2025
Program refresh with gate-induced drain leakage2025
Mitigating slow read disturb in a memory sub-system2025
Buffer allocation for reducing block transit penalty2025
Buffer allocation for reducing block transit penalty2025
Memory write performance techniques2025
Power management associated with memory and controller2025
Multiple-pass programming of memory cells using temporary parity generation2025
Multiple-pass programming of memory cells using temporary parity generation2025