Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compensating for layout dimension effects in semiconductor device modeling

Compensating for layout dimension effects in semiconductor device modeling

US Patent 7793240 · Granted Sep 7, 2010

Estimated economic value: $6,542,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Intermittent characteristic-based demand-side resource coordination control meth2025
Semiconductor devices having stressor regions and related fabrication methods2016
Self-aligned silicidation for replacement gate process2014
Electronic device and method of biasing2014
Electronic device and method of biasing2014
Electronic device and method of biasing2014
Charging protection device2013
Method of fabricating multi-fingered semiconductor devices on a common substrate2013
Semiconductor devices having stressor regions and related fabrication methods2013
Transistor with asymmetric silicon germanium source region2013
Self-aligned silicidation for replacement gate process2013
Methods for fabricating a semiconductor device having decreased contact resistan2012