Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit for and method of testing for faults in a programmable logic device

Circuit for and method of testing for faults in a programmable logic device

US Patent 7761755 · Granted Jul 20, 2010

Estimated economic value: $2,876,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-chip distribution of test data for multiple dies2025
Programmable device having a data processing engine (DPE) array2022
Method to compress responses of automatic test pattern generation (ATPG) vectors2021
Clock generation for integrated circuit testing2019
Clock stoppage in integrated circuits with multiple asynchronous clock domains2017
At-speed testing of multi-die integrated circuits2014
Manufacturing test for a programmable integrated circuit implementing a specific2012
Manufacturing test for a programmable integrated circuit implementing a specific2012
Enhancing security of internal memory2011
Non-volatile memory cell with charge storage element and method of programming2011
Testing an embedded core2011
Testing of a programmable device2010