Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock generation for integrated circuit testing

Clock generation for integrated circuit testing

US Patent 10234505 · Granted Mar 19, 2019

Estimated economic value: $43,904,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digital switching activity sensing2025
Core and interface scan testing architecture and methodology2024
Programmable device having a data processing engine (DPE) array2022
Detecting and reporting random reset faults for functional safety and other high2021
Method to compress responses of automatic test pattern generation (ATPG) vectors2021
Non-destructive online testing for safety critical applications2019
Non-destructive online testing for safety critical applications2019
Non-destructive online testing for safety critical applications2019
Input/output path testing and characterization using scan chains2018
Clock stoppage in integrated circuits with multiple asynchronous clock domains2017
Clock monitor2015
At-speed testing of multi-die integrated circuits2014