Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Core and interface scan testing architecture and methodology

Core and interface scan testing architecture and methodology

US Patent 11879942 · Granted Jan 23, 2024

Estimated economic value: $36,669,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock generation for integrated circuit testing2019
Non-destructive online testing for safety critical applications2019
Input/output path testing and characterization using scan chains2018
On chip characterization of timing parameters for memory ports2017
Method of leakage optimization in integrated circuit design2008