Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Spacers for packaged microelectronic imagers and methods of making and using spacers for wafer-level packaging of imagers

Spacers for packaged microelectronic imagers and methods of making and using spacers for wafer-level packaging of imagers

US Patent 7723741 · Granted May 25, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor devices with redistribution structures configured for switchable r2025
Semiconductor device assembly with die support structures2024
Semiconductor devices with redistribution structures configured for switchable r2023
Methods of manufacturing stacked semiconductor die assemblies with high efficien2023
Methods and systems for imaging and cutting semiconductor wafers and other semic2022
Apparatuses and methods for internal heat spreading for packaged semiconductor d2022
Stacked semiconductor die assemblies with high efficiency thermal paths and mold2022
Semiconductor devices with redistribution structures configured for switchable r2021
Microfeature workpieces having alloyed conductive structures, and associated met2021
Semiconductor device assembly with die support structures2021
Microfeature workpieces having alloyed conductive structures, and associated met2020
Stacked semiconductor die assemblies with improved thermal performance and assoc2019