Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for positioning sub-resolution assist features

Method for positioning sub-resolution assist features

US Patent 7694269 · Granted Apr 6, 2010

Estimated economic value: $10,792,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Determination of clock path delays and implementation of a circuit design2019
Timing verification in a programmable circuit design using variation factors2018
Area-efficient performance monitors for adaptive voltage scaling2018
Speed model tuning for programmable integrated circuits with consideration of de2018
Generation of delay values for a simulation model of circuit elements in a clock2017
Testing critical paths of a circuit design2016
Determination of path delays in circuit designs2016
Interconnect speed model characterization in programmable integrated circuits2016
Clamp fixture for embroidering a cap2016
Generating delay values for different contexts of a circuit2015
Clamp for embroidering thick fabrics2015
Contact resistance and capacitance for semiconductor devices2012