Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for compensating an integrated circuit layout for mechanical stress effects

US Patent 7673270 · Granted Mar 2, 2010

Estimated economic value: $5,003,000

Assignee

Inventors

View full patent text on Google Patents →