Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for conserving power by throttling instruction fetching when a processor encounters low confidence branches in an information handling system

Method and apparatus for conserving power by throttling instruction fetching when a processor encounters low confidence branches in an information handling system

US Patent 7627742 · Granted Dec 1, 2009

Estimated economic value: $16,004,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Using an ensemble of data transformers to encode data before zero-value compress2025
Managing power for serverless computing2025
Controlling speculative actions based on a hit/miss predictor2025
Detecting and mitigating false structure sharing within a cache line2025
Instruction execution scheduling using a hit/miss predictor2025
Location-aware protection system of latches (LAPS-L)2025
Location-aware protection system of latches (LAPS-L)2025
Safe execution of programs that make out-of-bounds references2025
Executing a composite scalar-vector VLIW instruction having a repeat field2024
Accelerator trustworthiness2024
Adaptive multi-agent cooperative computation and inference2024
Adaptive multi-agent cooperative computation and inference2024