Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor structure comprising field effect transistors with stressed channel regions and method of forming the same

Semiconductor structure comprising field effect transistors with stressed channel regions and method of forming the same

US Patent 7608499 · Granted Oct 27, 2009

Estimated economic value: $8,132,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

IC structure with MFMIS memory cell and CMOS transistor2025
Structures for a ferroelectric field-effect transistor and related methods2024
Structure including a cross-bar router and method2024
Buried-channel low noise transistors and methods of making such devices2020
Transistor element with reduced lateral electrical field2020
Three-dimensional transistor with improved channel mobility2019
Transistor element including a buried insulating layer having enhanced functiona2019
Communicating optical signals between stacked dies2019
Communicating optical signals between stacked dies2019
Flash memory device2019
Ferro-FET device with buried buffer/ferroelectric layer stack2018
Methods for forming integrated circuits that include a dummy gate structure2018