Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fault-tolerant architecture of flip-flops for transient pulses and signal delays

Fault-tolerant architecture of flip-flops for transient pulses and signal delays

US Patent 7594150 · Granted Sep 22, 2009

Estimated economic value: $2,907,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Zero-pin test solution for integrated circuits2021
Efficient test architecture for multi-die chips2019
Embedded memory testing with storage borrowing2019
Scan warmup scheme for mitigating di/dt during scan test2016
Method and apparatus for characterizing thermal marginality in an integrated cir2016
Scan-based reset2015
Configurable Mux-D scan flip-flop design2014
Method and apparatus for describing components adapted for dynamically modifying2011
Apparatus and method for isolating portions of a scan path of a system-on-chip2011
Method and apparatus for describing and testing a system-on-chip2011
Apparatus and method for controlling dynamic modification of a scan path2011
Method and apparatus for describing parallel access to a system-on-chip2011