Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient test architecture for multi-die chips

Efficient test architecture for multi-die chips

US Patent 10429441 · Granted Oct 1, 2019

Estimated economic value: $14,181,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory repair system and method2025
System for controlling leakage current in integrated circuits2025
Integrated functional and design for testability (DFT) clock delivery architectu2024
Thin-film resistors with flexible terminal placement for area saving2022
Thin-film resistors with flexible terminal placement for area saving2021
Zero-pin test solution for integrated circuits2021
Fully compensated complementary duty cycle correction circuits2020
Die-to-die interface configuration and methods of use thereof2019
Die-to-die interface configuration and methods of use thereof2019
Embedded memory testing with storage borrowing2019
Systems and methods for wafer-level loopback test2018
Systems and methods for wafer-level loopback test2018