Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Die-to-die interface configuration and methods of use thereof

Die-to-die interface configuration and methods of use thereof

US Patent 10424921 · Granted Sep 24, 2019

Estimated economic value: $21,265,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for controlling leakage current in integrated circuits2025
Interface circuit with robust electrostatic discharge2023
Thin-film resistors with flexible terminal placement for area saving2022
Thin-film resistors with flexible terminal placement for area saving2021
Fully compensated complementary duty cycle correction circuits2020
Efficient test architecture for multi-die chips2019
Efficient test architecture for multi-die chips2019
Electrostatic discharge (ESD) isolated input/output (I/O) circuits2019
Systems and methods for wafer-level loopback test2018
Systems and methods for wafer-level loopback test2018
Systems and methods for wafer-level loopback test2018
Systems and methods for wafer-level loopback test2018