Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Zero-pin test solution for integrated circuits

Zero-pin test solution for integrated circuits

US Patent 11041904 · Granted Jun 22, 2021

Estimated economic value: $28,905,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Asynchronous double data-lane DDR (ADL-DDR)2025
Time actuated triggers for a radio frequency front end2025
Bus interrupt debounce on a one-wire bidirectional bus2025
Automatic clock rate synchronization for 1-wire radio frequency front-end interf2025
Error handling for a mixed mode RFFE bus2025
Independent addressing of one-wire and two-wire devices on a shared RFFE bus int2024
Interrupt management on a one-wire bidirectional bus2024
Variable stride counting for timed-triggers in a radio frequency front end (RFFE2024
Latency and power efficient clock and data recovery in a high-speed one-wire bid2024
One-wire bidirectional bus signaling with manchester encoding2024
Timed-trigger synchronization enhancement2022
Controlling the application time of radio frequency front end triggers based on 2022