Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latency and power efficient clock and data recovery in a high-speed one-wire bidirectional bus

Latency and power efficient clock and data recovery in a high-speed one-wire bidirectional bus

US Patent 11907154 · Granted Feb 20, 2024

Estimated economic value: $8,835,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Asynchronous double data-lane DDR (ADL-DDR)2025
Asynchronous double data-lane DDR (ADL-DDR)2025
Wideband amplifier2025
Fast automatic gain control in bypass and filter modes2025
Computation-based detuning of coupled antennas2025
Time actuated triggers for a radio frequency front end2025
Time actuated triggers for a radio frequency front end2025
Bus interrupt debounce on a one-wire bidirectional bus2025
Bus interrupt debounce on a one-wire bidirectional bus2025
Bus interrupt debounce on a one-wire bidirectional bus2025
Automatic clock rate synchronization for 1-wire radio frequency front-end interf2025
Automatic clock rate synchronization for 1-wire radio frequency front-end interf2025