{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "AMD", "item": "https://www.patentleaderboard.com/company/amd"}, {"@type": "ListItem", "position": 3, "name": "Aditya Jagirdar", "item": "https://www.patentleaderboard.com/inventor/fl:ad_ln:jagirdar-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
AJ

Aditya Jagirdar — 5 Patents

AMD: 3 patents #3,913 of 9,280Top 45%
RJRutgers, The State University Of New Jersey: 2 patents #371 of 1,498Top 25%
Alcatel Lucent: 2 patents #1,547 of 1,504Top 105%
Austin, TX: #5,567 of 18,064 inventorsTop 35%
Texas: #28,633 of 125,132 inventorsTop 25%
Overall (All Time): #907,971 of 4,157,543Top 25%
5 Patents All Time
Aditya Jagirdar has been granted 5 US patents while listed as an inventor at AMD. The first was granted in 2009 and the most recent in March 2016. Aditya Jagirdar ranks #907,971 of 4,157,543 US inventors in our database (top 21.8%). Patent records list Aditya Jagirdar in Austin, TX, US.

Patents per Year

Patents granted per year, 2009 to 2016Bar chart with a peak of 2 patents in 2009.peak 22009: 2 patents20092014: 1 patents20142015: 1 patents20152016: 1 patents2016

Issued Patents All Time

Showing 1–5 of 5 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
9291676 Scan warmup scheme for mitigating di/dt during scan test Atchyuth K. Gorti, Bikash Agarwal, Eric C. Quinnell 2016-03-22 $709,000
9009552 Scan-based reset Bill K. C. Kwan, Atchyuth K. Gorti, Amit Raj Pandey, Venkat K Kuchipudi 2015-04-14 $1,171,000
8694842 Configurable Mux-D scan flip-flop design Atchyuth K. Gorti, Anirudh Kadiyala 2014-04-08 $3,686,000
7594150 Fault-tolerant architecture of flip-flops for transient pulses and signal delays Tapan Jyoti Chakraborty, Roystein Oliveira 2009-09-22 $2,907,000
7482831 Soft error tolerant flip flops Tapan Jyoti Chakraborty, Roystein Oliveira 2009-01-27 $1,300,000