| 12405799 |
Register rename stage fusing of instructions |
Joseph Michael Pusdesris, Yasuo Ishii, Nicholas Andrew Plante |
2025-09-02 |
| 11989583 |
Circuitry and method |
Chris Abernathy, Abhishek Raja, Michael Achenbach |
2024-05-21 |
| 11169810 |
Micro-operation cache using predictive allocation |
Ryan J. Hensley, Fuzhou Zou, Monika TKACZYK, James David Dundas, Madhu Saravana Sibi Govindan |
2021-11-09 |
| 10846097 |
Mispredict recovery apparatus and method for branch and fetch pipelines |
Reshma C. Jumani, Fuzhou Zou, Monika TKACZYK |
2020-11-24 |
| 10740236 |
Non-uniform bus (NUB) interconnect protocol for tiled last level caches |
Vikas Sinha, Jyotsna Kartha |
2020-08-11 |
| 10564963 |
Bit-masked variable-precision barrel shifter |
— |
2020-02-18 |
| 10360158 |
Snoop filter with stored replacement information, method for same, and system including victim exclusive cache and snoop filter shared replacement policies |
Kevin C. Heuer, Tarun Nakra, Akhil Arunkumar |
2019-07-23 |
| 10108398 |
High performance floating-point adder with full in-line denormal/subnormal support |
— |
2018-10-23 |
| 9904545 |
Bit-masked variable-precision barrel shifter |
— |
2018-02-27 |
| 9830129 |
High performance floating-point adder with full in-line denormal/subnormal support |
— |
2017-11-28 |
| 9461667 |
Rounding injection scheme for floating-point to integer conversion |
— |
2016-10-04 |
| 9291676 |
Scan warmup scheme for mitigating di/dt during scan test |
Atchyuth K. Gorti, Aditya Jagirdar, Bikash Agarwal |
2016-03-22 |
| 8988108 |
Coarse gating of clock tree elements |
Christopher Thomas |
2015-03-24 |
| 8415972 |
Variable-width power gating module |
Aaron Stanley Rogers, Daniel W. Bailey |
2013-04-09 |
| 8078660 |
Bridge fused multiply-adder circuit |
Earl Swartzlander, Carl E. Lemonds |
2011-12-13 |
| 8037118 |
Three-path fused multiply-adder circuit |
Earl Swartzlander, Carl E. Lemonds |
2011-10-11 |
