Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for describing and testing a system-on-chip

Method and apparatus for describing and testing a system-on-chip

US Patent 7958479 · Granted Jun 7, 2011

Estimated economic value: $4,373,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit test apparatus and method2021
Zero-pin test solution for integrated circuits2021
Efficient test architecture for multi-die chips2019
Embedded memory testing with storage borrowing2019
System and method for analyzing network power consumption2017
Packet-based propagation of testing information2016
Telecommunications network node configuration2016
Method and apparatus for characterizing thermal marginality in an integrated cir2016
Systems and methods for dynamic scan scheduling2015
Systems and methods for dynamic scan scheduling2015
Systems and methods for dynamic scan scheduling2015
Method and apparatus for improved multicast service using negotiated feedback2015