Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and system for 3D alignment in wafer scale integration

US Patent 7562686 · Granted Jul 21, 2009

Estimated economic value: $4,693,000

Assignee

Inventors

View full patent text on Google Patents →