Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for self-correcting cache using line delete, data logging, and fuse repair correction

Method for self-correcting cache using line delete, data logging, and fuse repair correction

US Patent 7529997 · Granted May 5, 2009

Estimated economic value: $6,523,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic multi-lane degrade capability to facilitate uninterrupted service2025
Error protection analysis of an integrated circuit2025
System testing using partitioned and controlled noise2024
Cable pair concurrent servicing2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Method to limit the time a semiconductor device operates above a maximum operati2023
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Testing bit write operation to a memory array in integrated circuits2023
Testing bit write operation to a memory array in integrated circuits2023
Low-latency, high-availability and high-speed SerDes interface having multiple s2023
Low latency availability in degraded redundant array of independent memory2023
Address/command chip controlled data chip address sequencing for a distributed m2023